

LSF0204-Q1 Automotive Qualified 4-Bit Auto-Bidirectional Multi-Voltage Level Translator

1 Features

- AEC-Q100 Qualified for Automotive Applications
 - Temperature Grade 1: $-40^{\circ}\text{C} \leq T_A \leq 125^{\circ}\text{C}$
 - Device HBM ESD Classification Level 2
 - CDM ESD Classification Level C6
- Provides Auto-Bidirectional Voltage Translation Without Direction Pin
- Supports Open drain or Push-pull Applications such as I²C, I2S, SPI, UART, JTAG, MDIO, SDIO, and GPIO
- Supports up to 100-MHz Up Translation and Greater Than 100-MHz Down Translation at $\leq 30\text{-pF}$ Capacitor Load and up to 40-MHz Up/Down Translation at 50-pF Capacitor Load
- Supports I_{off} , Partial Power Down Mode (See [Feature Description](#))
- Allows Bidirectional Voltage Level Translation Between
 - $0.95\text{ V} \leftrightarrow 1.8, 2.5, 3.3, 5.5\text{ V}$
 - $1.2\text{ V} \leftrightarrow 1.8, 2.5, 3.3, 5.5\text{ V}$
 - $1.8\text{ V} \leftrightarrow 2.5, 3.3, 5.5\text{ V}$
 - $2.5\text{ V} \leftrightarrow 3.3, 5.5\text{ V}$
 - $3.3\text{ V} \leftrightarrow 5.5\text{ V}$
- 5-V Tolerance on I/O Ports
- Low R_{on} Enables Better Signal Integrity
- Flow-Through Pinout for Easy PCB Trace Routing
- Latch-Up Performance Exceeds 100 mA Per JESD17

2 Applications

- I2S, JTAG, SPI, SDIO, UART, I²C, MDIO, PMBus, SMBus and Other Interfaces
- Infotainment Head Unit
- Graphical Cluster
- ADAS Fusion
- ADAS Front Camera
- HEV Battery Management System

3 Description

The LSF0204-Q1 is automotive qualified four channel auto bidirectional voltage translator that operate from 0.8 V to 4.5 V ($V_{\text{ref_A}}$) and 1.8 V to 5.5 V ($V_{\text{ref_B}}$). This range allows for bidirectional voltage translations between 0.8 V and 5.5 V without the need for a direction pin.

When the An or Bn port is LOW, the switch is in the ON-state and a low resistance connection exists between the An and Bn ports. The low R_{on} of the switch allows connections to be made with minimal propagation delay and minimal signal distortion. The voltage on the A or B side will be limited to $V_{\text{ref_A}}$ and can be pulled up to any level between $V_{\text{ref_A}}$ and 5.5 V

The supply voltage (V_{PUH}) for each channel may be individually set up with a pull up resistor. For example, CH1 may be used in up-translation mode ($1.2\text{ V} \leftrightarrow 3.3\text{ V}$) and CH2 in down-translation mode ($2.5\text{ V} \leftrightarrow 1.8\text{ V}$).

When EN is HIGH, the translator switch is on, and the An I/O is connected to the Bn I/O, respectively, allowing bidirectional data flow between ports. When EN is LOW, the translator switch is off, and a high-impedance state exists between ports. The EN input circuit is designed to be supplied by $V_{\text{ref_A}}$. EN must be LOW to ensure the high-impedance state during power-up or power-down.

Device Information⁽¹⁾

PART NUMBER	PACKAGE	BODY SIZE (NOM)
LSF0204QPWRQ1	TSSOP (14)	5.00 mm × 4.40 mm

(1) For all available packages, see the orderable addendum at the end of the datasheet.

Simplified Schematic




Table of Contents


1 Features	1	7.1 Load Circuit AC Waveform for Outputs	9
2 Applications	1	8 Detailed Description	10
3 Description	1	8.1 Overview	10
4 Revision History	2	8.2 Functional Block Diagram	10
5 Pin Configuration and Functions	3	8.3 Feature Description	11
6 Specifications	4	8.4 Device Functional Modes	11
6.1 Absolute Maximum Ratings	4	9 Application and Implementation	12
6.2 ESD Ratings	4	9.1 Application Information	12
6.3 Recommended Operating Conditions	4	9.2 Typical Applications	12
6.4 Thermal Information	4	10 Power Supply Recommendations	16
6.5 Electrical Characteristics	5	11 Layout	16
6.6 Switching Characteristics: AC Performance (Translating Down, 3.3 V to 1.8 V)	6	11.1 Layout Guidelines	16
6.7 Switching Characteristics: AC Performance (Translating Down, 3.3 V to 1.2 V)	6	11.2 Layout Example	16
6.8 Switching Characteristics: AC Performance (Translating Up, 1.8 V to 3.3 V)	7	12 Device and Documentation Support	17
6.9 Switching Characteristics: AC Performance (Translating Up, 1.2 V to 1.8 V)	7	12.1 Documentation Support	17
6.10 Typical Characteristics	7	12.2 Community Resources	17
7 Parameter Measurement Information	8	12.3 Trademarks	17
		12.4 Electrostatic Discharge Caution	17
		12.5 Glossary	17
		13 Mechanical, Packaging, and Orderable Information	17

4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Original (June 2018) to Revision A	Page
• Changed product status from Advanced Information to Production Data	1

5 Pin Configuration and Functions



Pin Functions 2

PIN		I/O	DESCRIPTION
NAME	NO.		
VREF_A	1	--	Reference supply voltage; see Application and Implementation section
A1	2	I/O	Input/output 1.
A2	3	I/O	Input/output 2.
A3	4	I/O	Input/output 3.
A4	5	I/O	Input/output 4.
NC	6	--	No connection. Not internally connected.
GND	7	--	Ground
EN	8	I	Translation enable input, EN is active-high
NC	9	--	No connection. Not internally connected.
B4	10	I/O	Input/output 4.
B3	11	I/O	Input/output 3.
B2	12	I/O	Input/output 2.
B1	13	I/O	Input/output 1.
VREF_B	14	--	Reference supply voltage; see Application and Implementation section

6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted) ⁽¹⁾

	MIN	MAX	UNIT
Input voltage, V_I ⁽²⁾	–0.5	7	V
Input and output voltage, $V_{I/O}$ ⁽²⁾	–0.5	7	V
Continuous channel current		128	mA
Input clamp current, I_{IK}	$V_I < 0$	–50	mA
Junction temperature, T_J		150	°C
Storage temperature, T_{stg}	–65	150	°C

- (1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) The input and input/output negative-voltage ratings may be exceeded if the input and input/output clamp-current ratings are observed.

6.2 ESD Ratings

	VALUE	UNIT
$V_{(ESD)}$ Electrostatic discharge	Human-body model (HBM), per AEC Q100-002 ⁽¹⁾	±2000
	Charged-device model (CDM), per AEC Q100-001	±1000
		V

- (1) AEC Q100-002 indicates that HBM stressing shall be in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

	MIN	MAX	UNIT
$V_{I/O}$ Input/output voltage	0	5.5	V
$V_{ref_A/B/EN}$ Reference voltage	0	5.5	V
I_{PASS} Pass transistor current		64	mA
T_A Operating free-air temperature	–40	125	°C

6.4 Thermal Information

THERMAL METRIC ⁽¹⁾	LSF0204-Q1	UNIT
	PW (TSSOP)	
	14 PINS	
$R_{\theta JA}$ Junction-to-ambient thermal resistance	157.9	°C
$R_{\theta JC(top)}$ Junction-to-case (top) thermal resistance	82.3	°C
$R_{\theta JB}$ Junction-to-board thermal resistance	100.0	°C
ψ_{JT} Junction-to-top characterization parameter	22.9	°C
ψ_{JB} Junction-to-board characterization parameter	99.0	°C
$R_{\theta JC(bot)}$ Junction-to-case (bottom) thermal resistance	N/A	°C

- (1) For more information about traditional and new thermal metrics, refer to the [Semiconductor and IC Package Thermal Metrics](#) application report.

6.5 Electrical Characteristics

over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	MIN	TYP ⁽¹⁾	MAX	UNIT
V_{IK}	Input clamp voltage $I_I = -18 \text{ mA}$, $V_{EN} = 0$			-1.2	V
I_{IH}	I/O input high leakage $V_I = 5 \text{ V}$, $V_{EN} = 0$			5.0	μA
I_{CCBA}	Leakage from Vref_B to Vref_A $V_{ref_B} = 3.3 \text{ V}$, $V_{ref_A} = 1.8 \text{ V}$, $V_{EN} = V_{ref_A}$, $I_O = 0$, $V_I = 3.3 \text{ V}$ or GND			3.5	μA
$I_{CCA} + I_{CCB}$ ⁽²⁾	Total Current through GND $V_{ref_B} = 3.3 \text{ V}$, $V_{ref_A} = 1.8 \text{ V}$, $V_{EN} = V_{ref_A}$, $I_O = 0$, $V_I = 3.3 \text{ V}$ or GND		0.2		μA
I_{IN}	Control pin current $V_{ref_B} = 5.5 \text{ V}$, $V_{ref_A} = 4.5 \text{ V}$, $V_{EN} = 0$ to V_{ref_A} , $I_O = 0$			± 1	μA
I_{off}	Power Off Leakage Current $V_{ref_B} = V_{ref_A} = 0 \text{ V}$, $V_{EN} = \text{GND}$, $I_O = 0$, $V_I = 5 \text{ V}$ or GND			± 1	μA
$C_{i(ref_A/B/EN)}$	Input capacitance $V_I = 3 \text{ V}$ or 0		7		pF
$C_{io(off)}$	I/O pin off-state capacitance $V_O = 3 \text{ V}$ or 0, $V_{EN} = 0$		5.0	6.0	pF
$C_{io(on)}$	I/O pin on-state capacitance $V_O = 3 \text{ V}$ or 0, $V_{EN} = V_{ref_A}$		10.5	13	pF
$V_{IH} \text{ (EN pin)}$	High-level input voltage $V_{ref_A} = 1.5 \text{ V}$ to 4.5 V	$0.7 \times V_{ref_A}$			V
$V_{IL} \text{ (EN pin)}$	Low-level input voltage $V_{ref_A} = 1.5 \text{ V}$ to 4.5 V		$0.3 \times V_{ref_A}$		V
$V_{IH} \text{ (EN pin)}$	High-level input voltage $V_{ref_A} = 1.0 \text{ V}$ to 1.5 V	$0.8 \times V_{ref_A}$			V
$V_{IL} \text{ (EN pin)}$	Low-level input voltage $V_{ref_A} = 1.0 \text{ V}$ to 1.5 V		$0.3 \times V_{ref_A}$		V
$\Delta t/\Delta v \text{ (EN pin)}$	Input transition rise or fall rate for EN pin		10		ns/V
r_{on} ⁽³⁾	$V_I = 0$, $I_O = 64 \text{ mA}$	$V_{ref_A} = V_{EN} = 3.3 \text{ V}$; $V_{ref_B} = 5 \text{ V}$	3		Ω
		$V_{ref_A} = V_{EN} = 1.8 \text{ V}$; $V_{ref_B} = 5 \text{ V}$	4		
	$V_I = 0$, $I_O = 32 \text{ mA}$	$V_{ref_A} = V_{EN} = 1.0 \text{ V}$; $V_{ref_B} = 5 \text{ V}$	9		Ω
		$V_{ref_A} = V_{EN} = 1.8 \text{ V}$; $V_{ref_B} = 5 \text{ V}$	4		
	$V_I = 0$, $I_O = 32 \text{ mA}$, $V_{ref_A} = V_{EN} = 2.5 \text{ V}$; $V_{ref_B} = 5 \text{ V}$		10		Ω
	$V_I = 1.8 \text{ V}$, $I_O = 15 \text{ mA}$, $V_{ref_A} = V_{EN} = 3.3 \text{ V}$; $V_{ref_B} = 5 \text{ V}$		5		Ω
	$V_I = 1.0 \text{ V}$, $I_O = 10 \text{ mA}$, $V_{ref_A} = V_{EN} = 1.8 \text{ V}$; $V_{ref_B} = 3.3 \text{ V}$		8		Ω
	$V_I = 0 \text{ V}$, $I_O = 10 \text{ mA}$, $V_{ref_A} = V_{EN} = 1.0 \text{ V}$; $V_{ref_B} = 3.3 \text{ V}$		6		Ω
	$V_I = 0 \text{ V}$, $I_O = 10 \text{ mA}$, $V_{ref_A} = V_{EN} = 1.0 \text{ V}$; $V_{ref_B} = 1.8 \text{ V}$		6		Ω

(1) All typical values are at $T_A = 25^\circ\text{C}$.

(2) The actual supply current for LSF0204 is $I_{CCA} + I_{CCB}$; the leakage from Vref_B to Vref_A can be measured on Vref_A and Vref_B pin

(3) Measured by the voltage drop between the A and B terminals at the indicated current through the switch. On-state resistance is determined by the lowest voltage of the two (A or B) terminals.

6.6 Switching Characteristics: AC Performance (Translating Down, 3.3 V to 1.8 V)

over recommended operating free-air temperature range, $V_{\text{rev-A}} = 1.8 \text{ V}$, $V_{\text{rev-B}} = 3.3 \text{ V}$, $V_{\text{EN}} = 1.8 \text{ V}$, $V_{\text{pu}_1} = 3.3 \text{ V}$, $V_{\text{pu}_2} = 1.8 \text{ V}$, $R_L = \text{NA}$, $V_{\text{IH}} = 3.3 \text{ V}$, $V_{\text{IL}} = 0 \text{ V}$, $V_M = 1.15 \text{ V}$ (unless otherwise noted)

PARAMETER	TEST CONDITION	MIN	TYP	MAX	UNIT
t_{PLH} Propagation delay time (low-to-high output)	(Input) A or B-to-B or A (Output)	$C_L = 50 \text{ pF}$	0.7	5.49	ns
		$C_L = 30 \text{ pF}$	0.5	5.29	
		$C_L = 15 \text{ pF}$	0.3	5.19	
t_{PHL} Propagation delay time (high-to-low output)	(Input) A or B-to-B or A (Output)	$C_L = 50 \text{ pF}$	0.9	4.9	ns
		$C_L = 30 \text{ pF}$	0.7	4.7	
		$C_L = 15 \text{ pF}$	0.5	4.5	
t_{PLZ} Disable time (from low level)	(Input) A or B-to-B or A (Output)	$C_L = 50 \text{ pF}$	13	18	ns
		$C_L = 30 \text{ pF}$	12	16.5	
		$C_L = 15 \text{ pF}$	11	15	
t_{PZL} Disable time	(Input) A or B-to-B or A (Output)	$C_L = 50 \text{ pF}$	33	45	ns
		$C_L = 30 \text{ pF}$	30	40	
		$C_L = 15 \text{ pF}$	23	37	
f_{MAX} Maximum time	(Input) A or B-to-B or A (Output)	$C_L = 50 \text{ pF}$	50		MHz
		$C_L = 30 \text{ pF}$	100		
		$C_L = 15 \text{ pF}$	100		

6.7 Switching Characteristics: AC Performance (Translating Down, 3.3 V to 1.2 V)

over recommended operating free-air temperature range $V_{\text{rev-A}} = 1.2 \text{ V}$, $V_{\text{rev-B}} = 3.3 \text{ V}$, $V_{\text{EN}} = 1.2 \text{ V}$, $V_{\text{pu}_1} = 3.3 \text{ V}$, $V_{\text{pu}_2} = 1.2 \text{ V}$, $R_L = \text{NA}$, $V_{\text{IH}} = 3.3 \text{ V}$, $V_{\text{IL}} = 0 \text{ V}$, $V_M = 0.85 \text{ V}$ (unless otherwise noted)

PARAMETER	TEST CONDITION	MIN	TYP	MAX	UNIT
t_{PLH} Propagation delay time (low-to-high output)	(Input) A or B-to-B or A (Output)	$C_L = 50 \text{ pF}$	0.8	4.1	ns
		$C_L = 30 \text{ pF}$	0.5	3.9	
		$C_L = 15 \text{ pF}$	0.3	3.8	
t_{PHL} Propagation delay time (high-to-low output)	(Input) A or B-to-B or A (Output)	$C_L = 50 \text{ pF}$	0.9	4.7	ns
		$C_L = 30 \text{ pF}$	0.7	4.5	
		$C_L = 15 \text{ pF}$	0.6	4.3	
f_{MAX} Maximum time	(Input) A or B-to-B or A (Output)	$C_L = 50 \text{ pF}$	50		MHz
		$C_L = 30 \text{ pF}$	100		
		$C_L = 15 \text{ pF}$	100		

6.8 Switching Characteristics: AC Performance (Translating Up, 1.8 V to 3.3 V)

over recommended operating free-air temperature range $V_{rev-A} = 1.8\text{ V}$, $V_{rev-B} = 3.3\text{ V}$, $V_{EN} = 1.8\text{ V}$, $V_{pu_1} = 3.3\text{ V}$, $V_{pu_2} = 1.8\text{ V}$, $R_L = 500\ \Omega$, $V_{IH} = 1.8\text{ V}$, $V_{IL} = 0\text{ V}$, $V_M = 0.9\text{ V}$ (unless otherwise noted)

PARAMETER	TEST CONDITION	MIN	TYP	MAX	UNIT
t_{PLH} Propagation delay time (low-to-high output)	(Input) A or B-to-B or A (Output)	$C_L = 50\text{ pF}$	0.6	5.7	ns
		$C_L = 30\text{ pF}$	0.4	5.3	
		$C_L = 15\text{ pF}$	0.2	5.13	
t_{PHL} Propagation delay time (high-to-low output)	(Input) A or B-to-B or A (Output)	$C_L = 50\text{ pF}$	1.3	6.7	ns
		$C_L = 30\text{ pF}$	1	6.4	
		$C_L = 15\text{ pF}$	0.7	5.3	
t_{PLZ} Disable time (from low level)	(Input) A or B-to-B or A (Output)	$C_L = 50\text{ pF}$	13	18	ns
		$C_L = 30\text{ pF}$	12	16.5	
		$C_L = 15\text{ pF}$	11	15	
t_{PZL} Disable time	(Input) A or B-to-B or A (Output)	$C_L = 50\text{ pF}$	33	45	ns
		$C_L = 30\text{ pF}$	30	40	
		$C_L = 15\text{ pF}$	23	37	
f_{MAX} Maximum time	(Input) A or B-to-B or A (Output)	$C_L = 50\text{ pF}$	50		MHz
		$C_L = 30\text{ pF}$	100		
		$C_L = 15\text{ pF}$	100		

6.9 Switching Characteristics: AC Performance (Translating Up, 1.2 V to 1.8 V)

over recommended operating free-air temperature range, $V_{rev-A} = 1.2\text{ V}$, $V_{rev-B} = 1.8\text{ V}$, $V_{EN} = 1.2\text{ V}$, $V_{pu_1} = 1.8\text{ V}$, $V_{pu_2} = 1.2\text{ V}$, $R_L = 500\ \Omega$, $V_{IH} = 1.2\text{ V}$, $V_{IL} = 0\text{ V}$, $V_M = 0.6\text{ V}$ (unless otherwise noted)

PARAMETER	TEST CONDITION	MIN	TYP	MAX	UNIT
t_{PLH} Propagation delay time (low-to-high output)	(Input) A or B-to-B or A (Output)	$C_L = 50\text{ pF}$	0.65	7.25	ns
		$C_L = 30\text{ pF}$	0.4	7.05	
		$C_L = 15\text{ pF}$	0.2	6.85	
t_{PHL} Propagation delay time (high-to-low output)	(Input) A or B-to-B or A (Output)	$C_L = 50\text{ pF}$	1.6	7.03	ns
		$C_L = 30\text{ pF}$	1.3	6.5	
		$C_L = 15\text{ pF}$	1	5.4	
f_{MAX} Maximum time	(Input) A or B-to-B or A (Output)	$C_L = 50\text{ pF}$	50		MHz
		$C_L = 30\text{ pF}$	100		
		$C_L = 15\text{ pF}$	100		

6.10 Typical Characteristics





Figure 1. Signal Integrity (1.8 V to 3.3 V Translation Up at 50 MHz)

7 Parameter Measurement Information

The outputs are measured one at a time, with one transition per measurement. All input pulses are supplied by generators that have the following characteristics:

- $PRR \leq 10 \text{ MHz}$
- $Z_O = 50 \Omega$
- $T_r \leq 2 \text{ ns}$
- $T_f \leq 2 \text{ ns}$



(1) C_L includes probe and jig capacitance.

Figure 2. Load Circuit for Outputs




Figure 3. Translating Down




Figure 4. Load Circuit for Enable/Disable Time Measurement

Parameter Measurement Information (continued)

7.1 Load Circuit AC Waveform for Outputs




Figure 5. t_{PLH} , t_{PHL}





Figure 6. t_{PLZ} , t_{PZL}

8 Detailed Description

8.1 Overview

The LSF0204-Q1 may be used in level translation applications for interfacing devices or systems operating at different interface voltages. The LSF0204-Q1 is ideal for use in applications where an open-drain driver is connected to the data I/Os. LSF0204-Q1 can achieve 100 MHz data rate with the appropriate pull-up resistors and layout design. The LSF0204-Q1 can also be used in applications where a push-pull driver is connected to the data I/Os.

8.2 Functional Block Diagram



8.3 Feature Description

8.3.1 Auto-Bidirectional Voltage Translation Without DIR Pin Terminal

The LSF0204-Q1 device is an auto bidirectional voltage level translator that operates from 0.95 V to 4.5 V on Vref_A and 1.8 V to 5.5 V on Vref_B. This allows bidirectional voltage translation between 0.95 V and 5.5 V without the need for a direction pin in open-drain or push-pull applications.

8.3.2 Support Multiple High Speed Translation Interfaces

The LSF0204-Q1 device is able to perform voltage translation for open-drain interfaces such as I2C, MDIO, SMBUS, and PMBUS or push-pull interfaces such as I2S, SPI, UART, SDIO, and GPIO. The LSF0204-Q1 device supports level translation applications with transmission speeds greater than 100 MHz using a 200-Ω pullup resistor with a 15-pF capacitive load. See the [Down Translation with the LSF family](#) and [Up Translation with the LSF family](#) videos.

8.3.3 5-V Tolerance on IO Port and 125°C Support

The LSF0204-Q1, provides up to 5-V over-voltage tolerance on each of its IO channels. The device operating ambient temperature from –40°C to 125°C is critical in supporting automotive applications.

8.3.4 Channel Specific Translation

The LSF0204-Q1 can work as multi-voltage level translator using specific pullup voltage (Vpu) on each IO channel. Watch the [Multi-Voltage Translation with the LSF Family video](#).

8.3.5 Ioff, Partial Power Down Mode

When Vref_A or Vref_B = 0, all the data IO pins are in high impedance.

EN logic circuit is referenced to Vref_A supply. No power sequence is required to enable and operate LSF0204-Q1.

8.4 Device Functional Modes

[Table 1](#) lists the device functional modes of the LSF0204-Q1 device.

Table 1. Function Table

INPUT EN ⁽¹⁾ TERMINAL	FUNCTION
H	An = Bn
L	Hi-Z

(1) EN is controlled by Vref_A logic levels.

9 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

9.1 Application Information

LSF0204-Q1 performs voltage translation for open-drain or push-pull interface. Table 2 provides examples of interfaces as reference in regards to the different channel numbers that are supported by the LSF0204-Q1.

Table 2. Voltage Translator by Interface

PART NAME	CHANNEL NUMBER	INTERFACE
LSF0204-Q1	4	Open Drain : I ² C, MDIO, SMBus, PMBus, GPIO
		Push Pull: GPIO, SPI, I2S, UART, JTAG, SD

9.2 Typical Applications

9.2.1 I²C, PMBus, SMBus, GPIO Application




Figure 7. Bidirectional Translation to Multiple Voltage Levels

9.2.1.1 Design Requirements

9.2.1.1.1 Enable, Disable, and Reference Voltage Guidelines

The LSF0204-Q1 has an EN input that is used to disable the device by setting EN LOW, which places all I/Os in the high-impedance state. Since LSF0204-Q1 is switch-type voltage translator, the power consumption is very low. It is recommended to always enable LSF0204-Q1 for bidirectional application (I2C, SMBus, PMBus, or MDIO).

Typical Applications (continued)

Table 3. Application Operating Condition

SYMBOL	PARAMETER	MIN	TYP	MAX	UNIT
Vref_A	Reference voltage (A)	0.8		4.5	V
Vref_B	Reference voltage (B)	Vref_A + 0.8		5.5	V
V _{I(EN)} ⁽¹⁾	Input voltage on EN terminal	0		Vref_A	V
Vpu	Pull-up supply voltage	0		Vref_B	V

(1) Refer V_{IH} and V_{IL} for V_{I(EN)}

Vref_B is recommended to be 1.0 V higher than Vref_A for best signal integrity.

The LSF0204-Q1 device enables multi-voltage translation by using the desired pull up voltage on each of the channels.

NOTE

Vref_A must be set as lowest voltage level while using the device in multi-voltage translation application.

9.2.1.2 Detailed Design Procedure

9.2.1.2.1 Bidirectional Translation

The master output driver may be push-pull (pull-up resistors may be required) or open-drain (pull-up resistors required) and the slave device output can be push-pull or open-drain (pull-up resistors are required to pull the Bn outputs to Vpu).

NOTE

However, if either output is push-pull, data must be unidirectional or the outputs must be 3-state and be controlled by some direction-control mechanism to prevent HIGH-to-LOW contentions in either direction. If both outputs are open-drain, no direction control is needed.

In [Figure 7](#), the reference supply voltage (Vref_A) is connected to the processor core power supply voltage. When Vref_B is connected through to a 3.3 V Vpu power supply, and Vref_A is set 1.0V. The output of A3 and B4 has a maximum output voltage equal to Vref_A, and the bidirectional interface (Ch1/2, MDIO) has a maximum output voltage equal to Vpu.

9.2.1.2.1.1 Pull-up Resistor Sizing

The pull-up resistor value needs to limit the current through the pass transistor when it is in the ON state to about 15 mA. This ensures a pass voltage of 260 mV to 350 mV. If the current through the pass transistor is higher than 15 mA, the pass voltage also is higher in the ON state. To set the current through each pass transistor at 15 mA, to calculate the pull-up resistor value use [Equation 1](#).

$$R_{pu} = (V_{pu} - 0.35 \text{ V}) / 0.015 \text{ A} \quad (1)$$

[Table 4](#) summarizes resistor values, reference voltages, and currents at 15 mA, 10 mA, and 3 mA. The resistor value shown in the +10% column (or a larger value) should be used to ensure that the pass voltage of the transistor is 350 mV or less. The external driver must be able to sink the total current from the resistors on both sides of the LSF0204-Q1 device at 0.175 V, although the 15 mA applies only to current flowing through the LSF0204-Q1 device.

The LSF0204-Q1 does not provide any drive capability. Therefore higher frequency applications will require higher drive strength from the host side. No pullup resistor is needed on the host side (3.3 V) if the LSF0204-Q1 is being driven by standard CMOS totem pole output driver. Best practice is to minimize the trace length from the LSF0204-Q1 on the sink side (1.8 V) to minimize signal degradation.

Table 4. Pullup Resistor Values⁽¹⁾⁽²⁾


V_{DPU}	PULLUP RESISTOR VALUE (Ω)					
	15 mA		10mA		3 mA	
	NOMINAL	+10% ⁽³⁾	NOMINAL	+10% ⁽³⁾	NOMINAL	+10% ⁽³⁾
5 V	310	341	465	512	1550	1705
3.3 V	197	217	295	325	983	1082
2.5 V	143	158	215	237	717	788
1.8 V	97	106	145	160	483	532
1.5 V	77	85	115	127	383	422
1.2 V	57	63	85	94	283	312

(1) Calculated for $V_{OL} = 0.35$ V

(2) Assumes output driver $V_{OL} = 0.175$ V at stated current

(3) +10% to compensate for V_{DD} range and resistor tolerance

9.2.1.3 Application Curve


Figure 8. Captured Waveform From Above I²C Set-Up (1.8 V to 3.3 V at 2.5 MHz)

9.2.2 MDIO Application




Figure 9. Typical Application Circuit (MDIO/Bidirectional Interface)

9.2.2.1 Design Requirements

See the [Design Requirements](#).

9.2.2.2 Detailed Design Procedure

See the [Detailed Design Procedure](#).

9.2.3 Multiple Voltage Translation in Single Device, Application




Figure 10. Bidirectional Translation to Multiple voltage levels

9.2.3.1 Design Requirements

See the [Design Requirements](#).

9.2.3.2 Detailed Design Procedure

See the [Detailed Design Procedure](#).

10 Power Supply Recommendations

There are no power sequence requirements for the LSF0204-Q1. See [Table 3](#) for recommended operating voltages for all supply and input pins.

11 Layout

11.1 Layout Guidelines

The signal integrity of the switch-type based LSF0204-Q1 level translator is dependent on the pull-up resistor and the PCB board parasitic capacitance. Consider the following recommendations when designing with the LSF0204-Q1:

- Minimize the trace length to reduce the parasitic capacitance
- The trace length should be less than half the time of flight to reduce ringing and line reflections or non-monotonic behavior in the switching region
- Minimize stubs on the signal path
- Place the LSF0204-Q1 device near the high voltage side

11.2 Layout Example




Figure 11. Short Trace Layout




Figure 12. Device Placement

12 Device and Documentation Support

12.1 Documentation Support

12.1.1 Related Documentation

For related documentation see the following:

- Texas Instruments, [TI Logic Minute: Introduction – Voltage Level Translation with the LSF Family](#) video
- Texas Instruments, [Voltage-Level Translation With the LSF Family](#) application report
- Texas Instruments, [Biasing requirements for TXS, TXB, LSF Translators](#) application report
- Texas Instruments, [Factors affecting Vol for TXS and LSF translation devices](#) application report

12.2 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's [Terms of Use](#).

TI E2E™ Online Community *TI's Engineer-to-Engineer (E2E) Community*. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

12.3 Trademarks

E2E is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

12.4 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

12.5 Glossary

[SLYZ022](#) — *TI Glossary*.

This glossary lists and explains terms, acronyms, and definitions.

13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
LSF0204QPWRQ1	ACTIVE	TSSOP	PW	14	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	LSF204Q	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "-" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF LSF0204-Q1 :

- Catalog: [LSF0204](#)

NOTE: Qualified Version Definitions:


- Catalog - TI's standard catalog product

TAPE AND REEL INFORMATION


*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
LSF0204QPWRQ1	TSSOP	PW	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1

TAPE AND REEL BOX DIMENSIONS




*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
LSF0204QPWRQ1	TSSOP	PW	14	2000	853.0	449.0	35.0

PW (R-PDSO-G14)

PLASTIC SMALL OUTLINE




4040064-3/G 02/11

- NOTES:
- A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.
 - B. This drawing is subject to change without notice.
 - C. Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.
 - D. Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.
 - E. Falls within JEDEC MO-153

PW (R-PDSO-G14)

PLASTIC SMALL OUTLINE



- NOTES:
- All linear dimensions are in millimeters.
 - This drawing is subject to change without notice.
 - Publication IPC-7351 is recommended for alternate designs.
 - Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
 - Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2020, Texas Instruments Incorporated